Претраживање
Приказ резултата 1-1 од 1
Design, implementation and testing of the controller for the terabit packet switch
(IEEE, New York, 2006)
The sequential greedy scheduling (SGS) is a scalable algorithm that provides non-blocking in high-capacity packet switches. We implemented the SGS scheduler in the FPGA device, and examined its scalability and speed. Then, ...